Substitute for form 1449A/PTO	Under the Paperwork Reduction Act of 1996, no persons are required to respond to a conduction of the Complete if Known			
INFORMATION DISCLOSURE	Application Number	Unknown		
STATEMENT BY APPLICANT (Use as many sheets as necessary)	Filing Date	Even Date Herewith		
, , , , , , , , , , , , , , , , , , , ,	First Named Inventor	Noble Jr., Wendell		
	Group Art Unit	Unknown		
	Examiner Name	Unknown		
Sheet 1 of 1	Attorney Docket No: 303.257US4			

Examiner Initial *	USP Document Number	Publication Date	Name of Patentee or Applicant of cited Document	Class	Subclass	Filing Date If Appropriate
M	US-4,604,162	08/05/1986	Sobczak, Zbigniew P.	156	657	12/23/1985
<del></del>	US-5,9,76,,930	11/02/1999	Noble, W.P.			
	US-5,214,603	05/25/1993	Dhong, , et al.	365	207	08/05/1991
	US-5,391,911	02/21/1995	Beyer, K. D., et al.	257	522	04/22/1994
	US-5,459,341	10/01/1995	Shono, , et al.	257	208	
_+_	US-5,539,229	07/23/1996	Noble, W.P., et al.	257	301	12/28/1994
	US-5,640,034	06/17/1997	Malhi, S.	257	341	05/18/1992
	US-5,677,867	10/14/1997	Hazani, E.	365	185	06/30/1995
<del></del>		03/10/1998	Brown, D., et al.	257	77	08/07/1992
	US-5,726,463	02/15/2000	Gall, M., et al.	438	243	03/31/1997
<u></u>	US-6,025,224 US-6,190,960	02/20/2001	Noble, W. P.	438	253	04/25/1997

FOREIGN PATENT DOCUMENTS						
Examiner	Foreign Document No	Publication Date	Name of Patentee or Applicant of cited Document	Class	Subclass	T <sup>2</sup>
Initials*	EP-0720221	07/03/1996	Noble, Wendell P.	H01L	21/824	
Mf						-

		THE POST MENTS	
	OTHER	R DOCUMENTS NON PATENT LITERATURE DOCUMENTS	
Examiner Initials*	Cite No 1	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the orticle (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s),	-
		BAKEMAN P. et al. "A High Performance 16-Mb DRAM Technology", 1990	
1.4		Symposium on VLSI Technology, Digest of Technical Papers, Honolulu,	Į
M		Havraii (luna 4-7, 1990) 11-12	
		DAVABLE et al "A Variable-Size Shallow Trench Isolation (STI) Technology	1
		with Diffused Sidewall Doping for Submicron CMOS", learn Technical Digest	
1		International Electron Devices Meeting, San Francisco, CA,(Dec. 11-14,	
,		4099) 02 05	<del> </del> -
<del></del>		TRUTIES BY SYMPOSIUM	
1 1		on VLSI Technology, Digest of Technical Papers, Honolulu, HI,(June 4-7,	1
1	1	1000) 17-18	Ļ
<del></del>	<del> </del>	TRUCE S. et al. "SOLDRAM Circuit Technologies for Low Power High Speed	
}		Multigiga Scale Memories", IEEE Journal of Solid-State Circuits, 31(4), (April	
1 //		400G) pp. 596 501	ــــــــــــــــــــــــــــــــــــــ
	<del> </del>	CLIMA K of al. "An SOI-DRAM with Wide Operating Voltage Range by	
<b>4</b>	1	CMOS/SIMOX Technology", IEEE Journal of Solid-State Circuits, 29(11),	1
hu		(November 1994),pp. 1323-1329	
	1	(November 1994),pp. 1929 . 1929	

EXAMINER	Diver	Grand	DATE CONSIDERED	oy/znog
EXAMINEN	<u> </u>	1000		